Dprx_aux_byte18, Dprx_aux_i2c0, Dprx_aux_i2c1 – Altera DisplayPort MegaCore Function User Manual
Page 182: Dprx_aux_byte18 -31, Dprx_aux_i2c0 -31, Dprx_aux_i2c1 -31
Table 10-62: DPRX_AUX_BYTE17 Bits
Bit
Bit Name
Function
31:8
Unused
7:0
BYTE
Transaction data(14) received in the last request
DPRX_AUX_BYTE18
AUX Transaction Byte 18 Register.
Address: 0×0115
Direction: RW
Reset: 0×00000000
Table 10-63: DPRX_AUX_BYTE18 Bits
Bit
Bit Name
Function
31:8
Unused
7:0
BYTE
Transaction data(15) received in the last request
DPRX_AUX_I2C0
AUX to I2C0 management. The sink routes all AUX channel accesses to I
2
C slave addresses of values
between
START_ADDR
and
END_ADDR
to I2C0.
Address: 0×0116
WO
0×00000000
Table 10-64: DPRX_AUX_I2C0 Bits
Bit
Bit Name
Function
31:15
Unused
14:8
END_ADDR
I
2
C slave end address
7
Unused
6:0
START_ADDR
I
2
C slave start address
DPRX_AUX_I2C1
AUX to I2C1 management. The sink routes all AUX channel accesses to I
2
C slave addresses of values
between
START_ADDR
and
END_ADDR
to I2C1.
UG-01131
2015.05.04
DPRX_AUX_BYTE18
10-31
DisplayPort Sink Register Map and DPCD Locations
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)