Altera DisplayPort MegaCore Function User Manual
Page 193
Date
Version
Changes
• Changed the value of the following source register bits:
• 0×0000 - Bits
RX_LINK_RATE
• 0×0001 - Bits
RX_LINK_RATE
• 0×0002 - Bits
RSTI3, RSTI2, RSTI1, RSTI0
• Added new signals:
clk_cal
Calibration clock for transceiver
management interface
tx_link_rate_
8bits
rx_link_rate_
8bits
Main link rate expressed in multiples of
270Mbps —
txN_video_in
txN_vid_clk
txN_audio
txN_audio_clk
txN_ss
txN_msa_
conduit
TX signals for Stream 1, 2, and 3
rxN_video_out
rxN_vid_clk
rxN_audio
rxN_ss
rxN_msa_
conduit
rxN_stream
RX signals for Stream 1, 2, and 3
• Changed the following signal names:
•
rx_xcvr_clkout
to
rx_ss_clk
•
tx_xcvr_clkout
to
tx_ss_clk
UG-01131
2015.05.04
Document Revision History
A-3
Additional Information
Altera Corporation
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)