Altera DisplayPort MegaCore Function User Manual
Page 188
Location Name
Address
Without
Controller
With Controller
TEST_CRC_R_Cr
0×0240
Yes
—
TEST_CRC_G_Y
0×0242
Yes
—
TEST_CRC_B_Cb
0×0244
Yes
—
TEST_SINK_MISC
0×0246
Yes
—
PHY_TEST_PATTERN
0×0248
—
Yes
TEST_80BIT_CUSTOM_PATTERN (0×0250 to
0×0259)
0×0250
—
Yes
TEST_RESPONSE
0×0260
Yes
—
TEST_EDID_CHECKSUM
0×0261
Yes
—
TEST_SINK
0×0270
Yes
Yes
PAYLOAD_TABLE_UPDATE_STATUS
0×02C0
—
Yes
VC_PAYLOAD_ID_SLOT_1 to _63
0×02C1
—
Yes
IEEE_OUI
0×0300
—
Yes
IEEE_OUI
0×0301
—
Yes
IEEE_OUI
0×0302
—
Yes
DEVICE_IDENTIFICATION_STRING
0×0303
—
Yes
HARDWARE_REVISION
0×0309
—
Yes
FWSW_MAJOR
0×030A
—
Yes
FWSW_MINOR
0×030B
—
Yes
RESERVED
0×030C
—
Yes
RESERVED
0×030D
—
Yes
RESERVED
0×030E
—
Yes
RESERVED
0×030F
—
Yes
IEEE_OUI
0×0400
—
Yes
UG-01131
2015.05.04
Sink-Supported DPCD Locations
10-37
DisplayPort Sink Register Map and DPCD Locations
Altera Corporation
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)