Btc_dprx_hpd_get, Btc_dprx_hpd_pulse, Btc_dprx_hpd_get -8 – Altera DisplayPort MegaCore Function User Manual
Page 109: Btc_dprx_hpd_pulse -8
btc_dprx_hpd_get
Prototype:
int btc_dprx_hpd_get(BYTE rx_idx)
Thread-safe:
Yes
Available from ISR:
Yes
Include:
Return:
0 = success, 1 = fail
Parameters:
rx_idx—
Sink instance index (0 - 3)
Description:
Returns the current logic level of the RX HPD.
Example:
btc_dprx_hpd_get(0);
Related Information
•
on page 8-8
•
on page 8-9
btc_dprx_hpd_pulse
Prototype:
void btc_dprx_hpd_pulse(BYTE rx_idx)
Thread-safe:
Yes
Available from
ISR:
Yes
Include:
<
btc_dprx_syslib.h
>
Return:
–
Parameters:
rx_idx
—Sink instance index (0 - 3)
Description:
This function deasserts (i.e., sets to 0) the RX HPD for 750 s. You can use this function to
send an
IRQ_HPD
pulse to the connected DisplayPort source. Before invoking this
function, you must have invoked
btc_dprx_hpd_set
with level = 1 (i.e., HPD must be set
to 1).
Example:
btc_dprx_pulse(0);
8-8
btc_dprx_hpd_get
UG-01131
2015.05.04
Altera Corporation
DisplayPort API Reference
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)