Source link voltage and pre-emphasis controls, Dptx_pre_volt0, Source link voltage and pre-emphasis controls -9 – Altera DisplayPort MegaCore Function User Manual
Page 130: Dptx_pre_volt0 -9
Table 9-18: DPTX0_MSA_MISC1 Bits
Bit
Bit Name
Function
31:7
Unused
6
COLORIMETRY
0 = ITU-R BT601-5
1 = ITU-R BT709-5
5
DYNAMIC_RANGE
0 = VESA (from 0 to maximum)
1 = CEA range
4:3
COMPONENT_FORMAT
00 = RGB
01 = YCbCr 4:2:2
10 = YCbCr 4:4:4
11 = Reserved
2:0
BPP
Bits per pixel format
• 000 = 6 bpc
• 001 = 8 bpc
• 010 = 10 bpc
• 011 = 12 bpc
• 100 = 16 bpc
Source Link Voltage and Pre-Emphasis Controls
This section describes the registers for the link voltage and pre-emphasis controls.
DPTX_PRE_VOLT0
These ports drive the respective
tx_analog_reconfig
ports.
Address: 0×0010
Direction: RW
Reset: 0×00000000
Table 9-19: DPTX_PRE_VOLT0 Bits
Bit
Bit Name
Function
31:4
Unused
3:2
PRE0
Pre-emphasis output on lane 0
1:0
VOLT0
Voltage swing output on lane 0
UG-01131
2015.05.04
Source Link Voltage and Pre-Emphasis Controls
9-9
DisplayPort Source Register Map and DPCD Locations
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)