Compiling and simulating, Compiling the design, Chapter 4. compiling and simulating – Altera DDR SDRAM High-Performance Controllers and ALTMEMPHY IP User Manual
Page 43: Compiling the design –1, R to
![background image](https://www.manualsdir.com/files/763635/content/doc043.png)
June 2011
Altera Corporation
External Memory Interface Handbook Volume 3
Section I. DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide
4. Compiling and Simulating
After setting the parameters for the MegaCore function, you can now integrate the
MegaCore function variation into your design, and compile and simulate your design.
The following sections detail the steps you need to perform to compile and simulate
your design.
Compiling the Design
Figure 4–1
shows the top-level view of the Altera high-performance controller design
as an example of how your final design looks after you integrate the controller and the
user logic.
Before compiling a design with the ALTMEMPHY variation, you must edit some
project settings, include the .sdc file, and make I/O assignments. I/O assignments
include I/O standard, pin location, and other assignments, such as termination and
drive strength settings. Some of these tasks are listed in the ALTMEMPHY
Generation
window. For most systems, Altera recommends that you use the
Advanced I/O Timing
feature by using the Board Trace Model command in the
Quartus II software to set the termination and output pin loads for the device.
1
You cannot compile the ALTMEMPHY variation as a stand-alone top-level design
because the generated .sdc timing constraints file requires the ALTMEMPHY
variation be part of a larger design (with a controller and/or example driver). If you
want to check whether the ALTMEMPHY variation meets your required target
frequency before your memory controller is ready, create a top-level file that
instantiates this ALTMEMPHY variation.
To use the Quartus II software to compile the example top-level file and perform
post-compilation timing analysis, follow these steps:
Figure 4–1. High-Performance Controller System-Level Diagram
Note to
Figure 4–1
:
(1) When you choose Instantiate DLL Externally, DLL is instantiated outside the controller.
Pass or Fail
External
Memory
Device
ALTMEMPHY
High-
Performance
Controller
Example
Driver
PLL
Example Top-Level File
DLL
(1)