beautypg.com

Rainbow Electronics W90N740 User Manual

Page 79

background image

W90N740

Publication Release Date: November 26, 2004

- 75 -

Revision A4

EMC 0 Control registers, continued

REGISTER ADDRESS R/W

DESCRIPTION

RESET

VALUE

CAM REGISTERS

CAM9L_0

0xFFF0.3054

R/W CAM9 Least Significant Word Register

0x0000.0000

CAM10M_0 0xFFF0.3058

R/W

CAM10

Most

Significant Word Register

0x0000.0000

CAM10L_0

0xFFF0.305C

R/W CAM10 Least Significant Word Register

0x0000.0000

CAM11M_0 0xFFF0.3060

R/W

CAM11

Most

Significant Word Register

0x0000.0000

CAM11L_0

0xFFF0.3064

R/W CAM11 Least Significant Word Register

0x0000.0000

CAM12M_0 0xFFF0.3068

R/W

CAM12

Most

Significant Word Register

0x0000.0000

CAM12L_0

0xFFF0.306C

R/W CAM12 Least Significant Word Register

0x0000.0000

CAM13M_0 0xFFF0.3070

R/W

CAM13

Most

Significant Word Register

0x0000.0000

CAM13L_0

0xFFF0.3074

R/W CAM13 Least Significant Word Register

0x0000.0000

CAM14M_0 0xFFF0.3078

R/W

CAM14

Most

Significant Word Register

0x0000.0000

CAM14L_0

0xFFF0.307C

R/W CAM14 Least Significant Word Register

0x0000.0000

CAM15M_0 0xFFF0.3080

R/W

CAM15

Most

Significant Word Register

0x0000.0000

CAM15L_0

0xFFF0.3084

R/W CAM15 Least Significant Word Register

0x0000.0000

MAC REGISTERS

MIEN_0 0xFFF0.3088

R/W

MAC

Interrupt Enable Register

0x0000.0000

MCMDR_0 0xFFF0.308C

R/W

MAC

Command Register

0x0000.0000

MIID_0

0xFFF0.3090

R/W MII Management Data Register

0x0000.0000

MIIDA_0

0xFFF0.3094

R/W MII Management Data Control and Address Register

0x0090.0000

MPCNT_0

0xFFF0.3098

R/W Missed Packet counter register

0x0000.7FFF

DMA REGISTERS

TXDLSA_0

0xFFF0.309C

R/W Transmit Descriptor Link List Start Address register

0xFFFF.FFFC

RXDLSA_0

0xFFF0.30A0

R/W Receive Descriptor Link List Start Address register

0xFFFF.FFFC

DMARFC_0 0xFFF0.30A4

R/W

DMA

Receive Frame Control Register

0x0000.0800

TSDR_0 0xFFF0.30A8

W

Transmit

Start Demand Register

Undefined

RSDR_0 0xFFF0.30AC

W

Receive

Start Demand Register

Undefined

FIFOTHD_0 0xFFF0.30B0

R/W

FIFO

Threshold Adjustment Register

0x0000.0101