beautypg.com

Figure 6-5. receive v.54 host algorithm, Figure 6-5 – Rainbow Electronics DS31256 User Manual

Page 58

background image

DS31256

58 of 181

Figure 6-5. Receive V.54 Host Algorithm

Set Up the
DS0 Channel
Search

Toggle VRST

Wait for
SLBP = 1

VTO = 1?

Place DS0
Channels into
Loopback

Yes

No

Wait for
SLBP = 1

Take DS0
Channels out
of Loopback

v54host

SLBP is a status bit that is reported
in the SV54 register (see Section 4.3)

VRST is a control bit that is in the Receive
Port Control Register (see Section 5.2)

VTO is a status bit that is in the Receive
Port Control Register (see Section 5.2)

SLBP is a status bit that is reported
in the SV54 register (see Section 4.3)

DS0 channels can be configured to search
for the V.54 loop pattern via the Receive
Layer 1 Configuration Register (see Section 5.3)

NOTES

ALGORITHM

DS0 channels can be placed into loopback
via the Receive Layer 1 Configuration Register
(see Section 5.3)

DS0 channels can be taken out of loopback
via the Receive Layer 1 Configuration Register
(see Section 5.3)