beautypg.com

4 memory, 5 ptr, 6 reg – Avago Technologies LSI53C1010 User Manual

Page 137: 7 rel, 8 to, 9 with, 10 noflush, Memory, With, Patching

background image

Qualifier Keywords

4-17

corresponding bits in the SFBR register. Usage:

RETURN WHEN data AND MASK DATA

4.10.4 MEMORY

The MEMORY keyword is used in conjunction with an action keyword to
signify a Memory-to-Memory Move instruction. Usage:

MOVE MEMORY 512, data_buf, data_buf1

4.10.5 PTR

PTR causes the Indirect bit to be set in a Block Move instruction. Usage:

MOVE count, PTR address, WITH phase

4.10.6 REG

This keyword allows access to a register by register number instead of
register name. The register number must be in parenthesis. Usage:

MOVE REG(10) + 0x01 TO REG(10)

4.10.7 REL

This keyword indicates that relative addressing is used. Usage:

SELECT ID, REL(address)

4.10.8 TO

This keyword indicates the destination of a Register Move operation.
Usage:

MOVE data TO register

4.10.9 WITH

The WITH keyword allows the target to drive the phase on the SCSI bus.
This keyword is used for Target Move operations. Usage:

CHMOV count, address, WITH phase

4.10.10 NOFLUSH

This keyword is used in the LSI53C8XX family products that support
instruction prefetching. It is used in conjunction with Move Memory and
Store instructions that affect the prefetch buffer. Its purpose is to

This manual is related to the following products: