beautypg.com

Parameters, Parameters -2 – Altera Avalon Verification IP Suite User Manual

Page 138

background image

Parameters

The Avalon-ST monitor supports the full range of signals defined for the Avalon-ST source and sink interfaces.
You can customize the Avalon-ST source and sink interfaces using the parameters described in the following
table.

Table 10-1: Parameters for the Avalon-ST Monitor BFM

Description

Legal

Values

Default

Value

Parameter

Port Widths

Data symbol width in bits. The symbol width should
be 8 for byte-oriented interfaces.

N/A

8

Symbol width

Numbers of symbols per word.

N/A

4

Number of symbols

Specifies the width of the

channel

signal in bits.

N/A

1

Width of the channel signal

Specifies the width of the

error

signal in bits.

N/A

1

Width of the error port

Specifies the width of the

empty

signal in bits.

N/A

1

Width of the empty port

Port Enables

When On, the interface includes a the

startofpacket

,

endofpacket

, and

empty

signals.

On/Off

On

Include the signals to support
packets

When On, the interface includes a

channel

pin.

On/Off

On

Use the channel port

When On, the interface includes

error

pins.

On/Off

On

Use the error port

When On, the interface includes

ready

pins.

On/Off

On

Use the ready port

When On, the interface includes

valid

pins.

On/Off

On

Use the valid port

When On, the interface includes a

empty

pin.

On/Off

On

Use the empty port

Timing Attributes

Specifies the

readyLatency

parameter for data

interfaces that support backpressure.

For more information, refer to the Avalon Interface
Specifications.

N/A

0

Ready latency

Specifies the number of beats per cycle.

1–1024

1

Number of beats per cycle

Channel Attributes

Specifies when a timeout will occur if a burst write
transfer has not completed.

N/A

1

Max Channel Number

Miscellaneous Properties

Specifies the maximum packet size.

N/A

1

Max Packet Size Covered

For VHDL BFMs only. Use this option to assign a
unique number to each BFM in the testbench design.

0–1023

0

VHDL BFM ID

Avalon-ST Monitor

Altera Corporation

Send Feedback

Parameters

10-2