Introduction to avalon verification ip suite, Advantages of using bfms and monitors, Bfm implementation – Altera Avalon Verification IP Suite User Manual
Page 12: Introduction to avalon verification ip suite -1, Advantages of using bfms and monitors -1, Bfm implementation -1
1
Introduction to Avalon Verification IP Suite
Send Feedback
The Avalon
®
Verification IP Suite provides bus functional models (BFMs) to simulate the behavior and
facilitate the verification of IP. The Verification IP Suite includes BFMs for the following interfaces and
components:
• Avalon Memory-Mapped (Avalon-MM) master and slave interfaces
• Avalon Streaming (Avalon-ST) source and sink interfaces
• Conduit interfaces and Avalon Tri-State conduit (Avalon-TC) interfaces
• Clock source and reset source
• Interrupt source and sink
• Custom instruction master and slave
• External memory
This suite also provides the following monitors to verify the respective Avalon protocols:
• Avalon-MM monitor
• Avalon-ST monitor
Advantages of Using BFMs and Monitors
Using the Altera-provided BFMs and monitors has the following advantages:
• It accelerates the verification process by providing key components of the verification testbench.
• It provides Avalon BFM components that implement the standard Avalon-MM and Avalon-ST protocols,
serving as a reference for those protocols.
• For SystemVerilog users, the verification suite provides a platform that you can use to implement
constraint-driven randomized tests. For example, you can implement the following modules for random
testing:
• Traffic scenario drivers
• Scoreboard and coverage facilities
• Assertion checkers
BFM Implementation
Most components in the Avalon Verification IP Suite BFMs are implemented in SystemVerilog. The exceptions
are the Clock Source and Reset Source BFMs that are written in VHDL. The BFM components use primarily
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134