beautypg.com

11 flash memory, 12 higher-order control, 5 interfaces and simultaneous connections – Festo Электроцилиндр User Manual

Page 18

background image

2

Overview

18

Festo – GDCP-CMMO-ST-EA-SY-EN – 1301a – English

2.4.11

Flash memory

The integrated FLASH memory of the CMMO-ST includes the parameter files and the firmware.

In principle, the number of possible write cycles is limited.

Entries are written into the FLASH memory by the following procedures:

teaching with automatic storage (

section 5.5.3)

downloading a new parameter file

a firmware update

“saving” in FCT

reconfiguration of malfunction properties/error responses

recording of movements with the trace function in FCT

Note

Damage to the FLASH memory

The FLASH memory used by the CMMO-ST is designed for 100,000 write cycles.

• Do

not use the TEACH function in combination with “automatic storage” in continu-

ous operation, as this will quickly exceed the maximum number of write cycles.

Minimum time between downloading two parameter files: 3 seconds.

2.4.12

Higher-order control

“Higher-order control” is an

exclusive access right.

Many motor controllers have multiple interfaces through which they can be controlled (e.g. an I/O

interface and a CAN interface). Simultaneous control by multiple interfaces, however, could result in

uncontrollable behaviour of the drive.

Master control ensures that only

one interface controls the drive (i.e. it has sovereignty).

The interface that has higher-order control is specified in CVE object #3. The other interfaces then only

have read access to the motor controller.

2.5

Interfaces and simultaneous connections

Physical interfaces

The CMMO-ST has two physical interfaces:

I/O interface

EtherCat interface

Logical interfaces

Three logical interfaces can be distinguished within the Ethernet interface:

FCT Interface

web browser interface

CVE interface (control via Ethernet)

Interfaces

Physical

I/O interface

EtherCat interface

Logical

I/O interface

FCT

Web browser

CVE

Tab. 2.1

Physical and logical interfaces