Epson S1D13705 - Manual (Page 503)

Epson Research and Development Page 9
Vancouver Design Center
Interfacing to the Philips MIPS PR31500/PR31700 Processor S1D13705
Issue Date: 01/02/13 X27A-G-012-02
3 S1D13705 Host Bus Interface
This section is a summary of the host bus interface modes available on the S1D13705 that
would be used to interface to the PR31500/PR31700.
The S1D13705 implements a 16-bit interface to the host microprocessor which may operate
in one of several modes compatible with most of the popular embedded microprocessor
families. The interface modes used for the PR31500/PR31700 are:
• Generic #1 (Chip Select, plus individual Read Enable/Write Enable for each byte).
• Generic #2 (External Chip Select, shared Read/Write Enable for high byte, individual
Read/Write Enable for low byte).
3.1 Host Bus Pin Connection
The following table shows the functions of each host bus interface signal.
For details on configuration, refer to the S1D13705 Hardware Functional Specification,
document number X27A-A-001-xx.
Table 3-1: Host Bus Interface Pin Mapping
S1D13705
Pin Names
Generic #1 Generic #2
AB[15:1] A[15:1] A[15:1]
AB0 A0 A0
DB[15:0] D[15:0] D[15:0]
WE1# WE1# BHE#
CS# External Decode External Decode
BCLK BCLK BCLK
BS# connect to V
SS
connect to IO V
DD
RD/WR# RD1# connect to IO V
DD
RD# RD0# RD#
WE0# WE0# WE#
WAIT# WAIT# WAIT#
RESET# RESET# RESET#