Epson S1D13705 - Manual (Page 341)

Epson Research and Development Page 29
Vancouver Design Center
S5U13705B00C Rev. 2.0 Evaluation Board User Manual S1D13705
Issue Date: 2002/09/16 X27A-G-014-02
Figure 10-4: S1D13705B00C Schematics (4 of 5)
5 5
4 4
3 3
2 2
1 1
D
D
C
C
B
B
A
A
Plac
e cl
ose t
o PCI
B pi
n 61
& 62
Plac
e cl
ose t
o
PC
IB pi
n 5 &
6
P lace
clos
e to
PCIA
pin
2
o c >
2.
0
S5
U
1 37
05
B 0 0 C - P
C I bu
s : H o s t Bu
s C
o nn
ec
to
rs
B
45
T u e s d a y , O
c to
b e r 0
2 , 2
0 0 1
Ti
tl e
S iz
e
Do
c u me
n t Nu
mb
e r
Re
v
Da
te
:
She
e t
o f
AD
16
AB3
AB2 DB
1 4
DB
1 2
AD
2
AB1
AD
1
AD
27
AD
6
AB9 AB1
5
AD
14
AD
15
AB
[1
6 :0]
DB
1 5
AB1
6
AB1
0
AD
12
AD
26
DB
9
AD
25
DB
1 1
AD
[3
1 :0]
DB
4
D
B 5
AD
29
AD
13
AD
8
AB7 DB
1
AD
7
AD
21
AB4
DB
1 3
AB0 DB
8
AD
5
AD
28
DB
7
AB1
1
AD
30
AB1
2
AD
19
AB1
3
AD
22
AD
10
AB1
4
DB
1 0
AD
0
AB6
AB5
AD
18
AD
4
DB
0
AD
31
DB
3
DB
[1
5 :0
]
AD
3
AD
11
AB8
AD
9
DB
2
AD
17
AD
20
AD
24
DB
6
AD
23
ID
SEL
5
CL
K
5
RE
S E T #
1,
5
P E RR#
5
RS
T#
5
AD
[3
1:
0 ]
5
RD
#
1,
5
WE
0 #
1,
5
TRD
Y #
5
S E RR#
5
IR
D Y
#
5
F R AM
E#
5
ST
OP
#
5
AB[
16
:0
]
1,
5
C /BE2
#
5
C /BE3
#
5
D E
VSE
L #
5
BS
#
1,
5
C /BE1
#
5
BC
LK
1
RD
/W
R#
1,
5
WA
IT
#
1,
5
CS
#
1,
5
C/
B E
0 #
5
WE
1 #
1,
5
PA
R
5
DB
[1
5 :0
]
1,
5
+5
V
+5
V +5
V
+5
V
+1
2 V
+1
2 V
+1
2 V
+5
V
+5
V
+1
2 V
+1
2 V
+5
V
IO
V D D
+
C3
6
33
u 2
0 V
PC
IB
1
PC
I- B
1 2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 52 53 54 55 56 57 58 59 60 61 62
-1
2 V
TC
K
GN
D
TD
O
+5
V
+5
V
IN
T B
#
IN
T D
#
PR
SN
T # 1
RE
S
E RV
E D
PR
SN
T # 2
RE
S
E RV
E D
GN
D
CL
K
GN
D
RE
Q
#
+V
I/O
AD
31
AD
29
GN
D
AD
27
AD
25
+3
.3
V
C
/BE3
#
AD
23
GN
D
AD
21
AD
19
+3
.3
V
AD
17
C
/BE2
#
GN
D
IRDY
#
+3
.3
V
D EVS
EL# GN
D
LO
C K #
PE
R
R #
+3
.3
V
SE
R
R #
3.
3V
C
/BE1
#
AD
14
GN
D
AD
12
AD
10
GN
D
AD
8
AD
7
+3
.3
V
AD
5
AD
3
GN
D
AD
1
+V
I/O
AC
K6
4# +5
V
+5
V
PC
IA
1
PC
I- A
1 2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 52 53 54 55 56 57 58 59 60 61 62
TRS
T #
+1
2 V
TM
S
TDI +5
V
IN
T A #
IN
T C
#
+5
V
R
ESE
R
VED
+V
I/O
R
ESE
R
VED
R
ESE
R
VED
RS
T#
+V
I/O
GN
T #
GN
D
R
ESE
R
VED
AD
3 0
+3
.3
V
AD
2 8
AD
2 6
GN
D
AD
2 4
ID
S E
L
+3
.3
V
AD
2 2
AD
2 0
GN
D
AD
1 8
AD
1 6
+3
.3
V
F R
AM
E#
GN
D
TRD
Y #
GN
D
ST
OP
#
+3
.3
V
SD
ON
E
SB
O#
GN
D
PA
R
AD
1 5
+3
.3
V
AD
1 3
AD
1 1
GN
D
AD
9
C/
B E
0 #
+3
.3
V
AD
6
AD
4
GN
D
AD
2
AD
0
+V
I/O
RE
Q
6 4 #
+5
V
+5
V
+
C3
3
33
u 2
0 V
+
C3
4
68u
10
V
+
C3
5
68
u 1
0 V
H2 H
EAD
ER
1
7 X2
12 34 56 78 91
0
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
H1 H
EAD
ER
1
7 X2
12 34 56 78 91
0
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
+
C3
7
68
u 1
0 V