Epson S1D13705 - Manual (Page 50)

Page 44 Epson Research and Development
Vancouver Design Center
S1D13705 Hardware Functional Specification
X27A-A-001-10 Issue Date: 02/02/01
7.3.6 Single Color 8-Bit Panel Timing (Format 1)
Figure 7-17: Single Color 8-Bit Panel Timing (Format 1)
VDP = Vertical Display Period = (REG[06h] bits 1-0, REG[05h] bits 7-0) + 1 Lines
VNDP = Vertical Non-Display Period = REG[0Ah] bits 5-0 Lines
HDP = Horizontal Display Period = ((REG[04h] bits 6-0) + 1) x 8Ts
HNDP = Horizontal Non-Display Period = (REG[08h] + 4) x 8Ts
VDP
FPLINE
FPSHIFT 2
LINE1 LINE2 LINE3 LINE4 LINE479 LINE480
FPFRAME
LINE1 LINE2
FPLINE
FPDAT6
FPDAT5
FPDAT4
FPDAT3
FPDAT2
FPDAT1
FPDAT0
FPDAT7
HDP
VNDP
1-R1
1-B1
1-G2
1-R3
1-B3
1-G4
1-R5
1-B5
1-G1
1-R2
1-B2
1-G3
1-R4
1-B4
1-G5
1-R6
1-G6
1-R7
1-B7
1-G8
1-R9
1-B9
1-G10
1-R11
1-B6
1-G7
1-R8
1-B8
1-G9
1-R10
1-B10
1-G11
1-R636
1-B636
1-G637
1-R638
1-B638
1-G639
1-R640
1-B640
FPSHIFT
1-B11
1-G12
1-R13
1-B13
1-G14
1-R15
1-B15
1-G16
1-R12
1-B12
1-G13
1-R14
1-B14
1-G15
1-R16
1-B16
HNDP
* Diagram drawn with 2 FPLINE vertical blank period
Example timing for a 640x480 panel
FPDAT[7:0]