2 power down/up timing, Figure 710: power down/up timing, Table 710: power down/up timing – Epson S1D13705 User Manual
Page 43: Power down/up timing, Table 7-10: power down/up timing, Figure 7-10: power down/up timing

Epson Research and Development
Page 37
Vancouver Design Center
Hardware Functional Specification
S1D13705
Issue Date: 02/02/01
X27A-A-001-10
7.3.2 Power Down/Up Timing
Figure 7-10: Power Down/Up Timing
Table 7-10: Power Down/Up Timing
Symbol
Parameter
Min
Typ
Max
Units
t1
HW Power Save active to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY
inactive - LCDPWR Override = 1
1
Frame
t2
HW Power Save inactive to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY
active - LCDPWR Override = 1
1
Frame
t3
HW Power Save active to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY
inactive - LCDPWR Override = 0
1
Frame
t4
LCDPWR low to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY inactive
- LCDPWR Override = 0
127
Frame
t5
HW Power Save inactive to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY,
LCDPWR active - LCDPWR Override = 0
0
Frame
t6
LCDPWR Override active (1) to LCDPWR inactive
1
Frame
t7
LCDPWR Override inactive (1) to LCDPWR active
1
Frame
t4
t3
t1
Active
Inactive
Active
Inactive
Active
LCDPWR Override
(REG[03h] bit 3)
HW Power Save
FP Signals
LCDPWR
t2
Software Power Save
11
00
11
00
11
t5
t6
t7
REG[03h] bits [1:0]
or