beautypg.com

Rainbow Electronics W90N745CDG User Manual

Page 405

background image

W90N745CD/W90N745CDG

Publication Release Date: September 22, 2006

-

401

-

Revision

A2

10. APPENDIX A: W90N745 REGISTERS MAPPING TABLE

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

System Manager Control Registers Map

REGISTER

ADDRESS R/W

DESCRIPTION

RESET VALUE

PDID 0xFFF0_0000

R

Product

Identifier Register

0xX090.0

710

ARBCON 0xFFF0_0004

R/W Arbitration Control Register

0x0000_0000

PLLCON

0xFFF0_0008 R/W PLL Control Register

0x0000_2F01

CLKSEL

0xFFF0_000C R/W Clock Select Register

0x1FFF_3FX8

PLLCON1 0xFFF0_0010

R/W PLL

Control Register 2

0x0001_0000

I²SCKCON 0xFFF0_0014

R/W Audio I²S Clock Control Register

0x0000_0000

IRQWAKECON 0xFFF0_0020 R/W IRQ Wakeup Control register

0x0000_0000

IRQWAKEFLAG 0xFFFF_0024 R/W IRQ wakeup Flag Register

0x0000_0000

PMCON

0xFFF0_0028 R/W Power Manager Control Register

0x0000_0000

USBTxrCON 0xFFF0_0030

R/W USB

Transceiver Control Register

0x0000_0000


External Bus Interface Control Registers Map

REGISTER

ADDRESS

R/W

DESCRIPTION

RESET VALUE

EBICON 0xFFF0_1000

R/W

EBI

control register

0x0001_0000

ROMCON 0xFFF0_1004

R/W

ROM/FLASH control register

0x0000_0XFC

SDCONF0

0xFFF0_1008 R/W SDRAM bank 0 configuration register

0x0000_0800

SDCONF1 0xFFF0_100C

R/W

SDRAM

bank

1 configuration register

0x0000_0800

SDTIME0

0xFFF0_1010 R/W SDRAM bank 0 timing control register

0x0000_0000

SDTIME1

0xFFF0_1014 R/W SDRAM bank 1 timing control register

0x0000_0000

EXT0CON

0xFFF0_1018 R/W External I/O 0 control register

0x0000_0000

EXT1CON

0xFFF0_101C R/W External I/O 1 control register

0x0000_0000

EXT2CON

0xFFF0_1020 R/W External I/O 2 control register

0x0000_0000

EXT3CON

0xFFF0_1024 R/W External I/O 3 control register

0x0000_0000

CKSKEW

0xFFF0_1F00 R/W Clock skew control register (for testing)

0xXXXX_0038