Rainbow Electronics W90N745CDG User Manual
Page 339
W90N745CD/W90N745CDG
Publication Release Date: September 22, 2006
-
335
-
Revision
A2
GPIO Interrupt Configuration Register (GPIO_XICFG)
REGISTER ADDRESS
R/W
DESCRIPTION
RESET
VALUE
GPIO_XICFG 0xFFF8_3074
R/W
Extend
interrupt configure register 0xXXXX_XX00
31
30
29
28
27
26
25
24
RESERVED
23
22
21
20
19
18
17
16
RESERVED
15
14
13
12
11
10
9
8
RESERVED
7
6
5
4
3
2
1
0
EnIRQ3 DBE3
ISTYPE3
EnIRQ2 DBE2
ISTYPE2
BITS
DESCRIPTION
[31:8] RESERVED
-
[7]
EnIRQ3
Enable nIRQ3
Setting this bit 1 to enable nIRQ3.
1 = Enable nIRQ3
0 = Disable nIRQ3
The AIC interrupt channel 31 is reserved for nIRQ3 and nIRQ2 (wired-OR),
if this bit is set and nIRQ3 occur, then it will send an interrupt request
signal into AIC module.
[6]
DBE3
Debounce circuit enable for nIRQ3
(alternative function of nWAIT pin)
The nIRQ3 shares the same debounce circuit with nIRQ[3:0], software can
configure debounce sampling time in GPIO_DEBNCE control register.
DBE3 function is the same as DBE0 in GPIO_DBENCE register.
1 = Enable debounce
0 = Disable debounce
[5:4]
ISTYPE3
nIRQ3 source type
ISTYPE3
Interrupt Source Type
2’b00
LOW level sensitive
2’b01
HIGH level sensitive
2’b10
Negative edge triggered
2’b11
Positive edge triggered