beautypg.com

2 cdi-10-1 single g.703 interface, 2 cdi-10-1 single g.703 interface receive clocking – Comtech EF Data CDM-710G User Manual

Page 157

background image

CDM-710G High-Speed Satellite Modem

Revision 1

Clock Modes

MN-CDM710G

10–3

UNBAL

UNBAL

G.703
E1/T1
E2/T2

G.703
E1/T1
E2/T2

Ext

BAL

Clock

Ext

BAL

Clock

UNBAL
E3/T3/STS -

1

Processor

Mux /

Demux

PLLs

Rx

Buffers

Interface

Loopback

Processor

Mux /

Demux

PLLs

Rx

Buffers

Interface

Loopback

Modem
Interface

Tx

Rx

Clk

&

Data

μC

BNC Female 3 Places

J3

J2

Single E3/T3/STS -1 Card

Loopback

EXT Clk

J1

External Clock

10.2 CDI-10-1 Single G.703 Interface

The CDI-10-1 Single G.703 interface has a single port that operates at an E3, T3, or STS-1 data
rate. A port is a Tx/Rx pair. Figure 10-2 shows the interface.

















Figure 10-2. CDI-10-1 Single G.703 Interface

10.2.1

CDI-10-1 Single G.703 Interface Transmit Clocking

For the G.703 interface, the only clock allowed is the SD signal applied to the Tx input. Internal
Clock and Rx Loop-Timed operation do not apply to G.703 applications.

10.2.2

CDI-10-1 Single G.703 Interface Receive Clocking

When the Rx Buffer is disabled, the receive clock is the Rx-Sat. In this mode, ensure the Rx
Buffer is set to minimum to reduce latency.

When the Rx Buffer is enabled, the Rx clock selections are as follows:

Rx-Sat (default)

Selecting this clock disables the Rx Buffer because the input and output clocks
are both Rx-Sat. Normally, the Rx Buffer is set for minimum when Rx-Sat is
selected.

Tx-Terr

Uses the clock from the Tx input (SD) to clock out the Rx Buffer. The Tx and
Rx data rates are the same on this interface, so asymmetrical data rates
where Tx

≠ Rx is not permitted. The two data ports are independent, so Port 1

may have a different data rate than Port 2.

Ext-Clk

Derives a clock from a signal input to the Ext-Clk connector on the
E3/T3/STS-1 Interface Module, not J7 on the modem.

This manual is related to the following products: