Missing eop, Signals, Figure 5–11. overflow – Altera POS-PHY Level 4 IP Core User Manual
Page 86

5–16
Chapter 5: Functional Description—Transmitter
Signals
POS-PHY Level 4 IP Core User Guide
December 2014
Altera Corporation
Missing EOP
Figure 5–9
and
Figure 5–10
show missing EOP.
Figure 5–11
shows overflow.
Signals
Table 5–3
through
5–24
list the transmitter IP core I/O signals. The active low signals
are suffixed by _n.
Figure 5–9. Atlantic Interface with Missing EOP
Figure 5–10. Output from Atlantic Error Checking Block (Corrected MEOP)
Packet A
Packet B
aN_atxeop
aN_atxerr
aN_atxtclk
aN_atxena
aN_atxsop
err_ry_meopN
aN_atx
eop
aN_atxerr
aN_atxtclk
aN_atxena
aN_atxsop
Figure 5–11. Overflow
SS
SS
SS
SS
SS
aN_atxeop
err_aN_
fifo_oflwN
aN_atxdav
Good Packet
Terminated Packet
Good Packet
aN_atxerr
SS
SS
aN_atxtclk
aN_atxena
aN_atxsop
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)