Missing sop – Altera POS-PHY Level 4 IP Core User Manual
Page 59

Chapter 4: Functional Description—Receiver
4–21
Error Flagging and Handling
December 2014
Altera Corporation
POS-PHY Level 4 IP Core User Guide
Missing SOP
If incoming data contains one or more EOPs without corresponding SOPs (refer to
Figure 4–9
), the block deasserts the enable after the last EOP (refer to
Figure 4–10
).
This deassertion indicates that the current data between the SOP to EOP transition is a
valid packet, and that everything following the EOP is discarded until the next SOP is
received. None of the packets are marked as errored, so it is up to the user logic to
determine which cells or packets have been dropped.
Figure 4–9. Missing SOP Input Timing Diagram
Figure 4–10. Missing SOP Output Timing Diagram
Missing SOP
aN_arxeop
aN_arxerr
aN_arxtclk
aN_arxena
aN_arxsop
err_ry_msopN
aN_arxeop
aN_arxerr
aN_arxtclk
aN_arxena
aN_arxsop
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)