Return from interrupt cycle, Figure 12. interrupt acknowledge cycle, Figure 12 – Zilog Z08470 User Manual
Page 47

< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Counter/Timer Channels
Figure 12.
Interrupt Acknowledge Cycle
Return from Interrupt Cycle
Figure 13 illustrates the timing associated with the RETI Instruction. This
instruction is used at the end of an Interrupt Service Routine to initialize
the daisy-chain enable lines for control of nested priority interrupt
handling. The CTC decodes the two-byte RETI code internally and
determines whether it is intended for a channel being serviced.
When several Z80 peripheral chips are in the daisy-chain, IEI becomes
active on the chip currently under service when an EDH Op Code is
decoded. If the following Op Code is
4DH
, the peripheral being serviced is
re-initialized and its IEO becomes active.
DATA
CLK
T
1
T
1
T
2
T
W
*
T
3
T
W
*
T
4
Vector
INT
IEI
RD
IORQ
M1