Figure 98. example of i/o interface, Figure 15. example of i/o interface – Zilog Z08470 User Manual
Page 221
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Parallel Input/Output
Interrupts are then enabled by the rising edge of the first M1 after the inter-
rupt mode word is set unless that first M1 defines an interrupt acknowledge
cycle. If a mask follows the interrupt mode word, interrupts are enabled by
the rising edge of the first M1 following the setting of the mask.
Data can now be transferred between the peripheral and the CPU. The
timing for this transfer is as described in “Timing” on page 192.
Figure 15.
Example of I/O Interface
V5
V4
D7
D6
D5
D4
D3
D0
D2
D1
V3
V2
V1
V0
V1
V6
#56$
$4&;
$56$
<
%27
#FFTGUU $WU
+8+ 97
#FFTGUU
$WU
&GEQFGT
<
2+1
+1
6GTOKPCN
&
5
6
$
&
4
3
&
4
%
8
&
#
8
#4&;
$# %& %'
+143
/
+06
2QTV &CVC $WU