beautypg.com
< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access
Figure 63.
Simultaneous Memory-to-I/O Transfer (Burst and Continuous
Mode)
CE/WAIT
A15–A0
CLK
T
1
2
3
D7–D0
IOWR
MEMRD
Cycle 1
Cycle 2
Cycle 3