< %27 2GTKRJGTCNU
7UGT /CPWCN
UM008101-0601
Direct Memory Access
Figure 62.
Sequential I/O-to-Memory Transfer, Standard Timing
(Searching is Optional)
CE/WAIT
I/O Drives
Memory
DMA Drives Data Bus
WR
IORQ
RD
MREQ
READ
WRITE
A15–A0
CLK
I/O Read
Memory Write
T
1
T
2
T
W
T
1
T
2
T
3
T
3
IORQ
