beautypg.com

Maxim Integrated Ultra-High-Speed Flash Microcontroller User Manual

Page 65

background image

5-18

Ultra-High-Speed Flash

Microcontroller User’s Guide

INSTRUCTION

HEX CODE

UHSM CLOCK

CYCLES

UHSM TIME @

25MHz

8051 CLOCK

CYCLES

8051 TIME @

25MHz

UHSM vs. 8051

SPEED

ADVANTAGE

MOV Rn, direct

A8..AF

2

80 ns

24

960 ns

12

MOV Rn, #data

78..7F

2

80 ns

12

480 ns

6

MOV direct, A

F5

2

80 ns

12

480 ns

6

MOV direct, Rn

88..8F

2

80 ns

24

960 ns

12

MOV direct, direct

85

3

120 ns

24

960 ns

8

MOV direct, @Ri

86..87

2

80 ns

24

960 ns

12

MOV direct, #data

75

3

120 ns

24

960 ns

8

MOV @Ri, A

F6..F7

1

40 ns

12

480 ns

12

MOV @Ri, direct

A6..A7

2

80 ns

24

960 ns

12

MOV @Ri, #data

76..77

2

80 ns

12

480 ns

6

MOV DPTR, #data 16

90

3

120 ns

24

960 ns

8

MOVC A, @A+DPTR

93

3

120 ns

24

960 ns

8

MOVC A, @A+PC

83

3

120 ns

24

960 ns

8

MOVX A, @Ri

E2..E3

2

80 ns

24

960 ns

12

MOVX A, @DPTR

E0

2

80 ns

24

960 ns

12

MOVX @Ri, A

F2..F3

2

80 ns

24

960 ns

12

MOVX @DPTR, A

F0

2

80 ns

24

960 ns

12

PUSH direct

C0

2

80 ns

24

960 ns

12

POP direct

D0

2

80 ns

24

960 ns

12

XCH A, Rn

C8..CF

2

80 ns

12

480 ns

6

XCH A, direct

C5

3

120 ns

12

480 ns

4

XCH A, @Ri

C6..C7

3

120 ns

12

480 ns

4

XCHD A, @Ri

D6..D7

3

120 ns

12

480 ns

4

CLR C

C3

1

40 ns

12

480 ns

12

CLR bit

C2

2

80 ns

12

480 ns

6

SETB C

D3

1

40 ns

12

480 ns

12

SETB bit

D2

2

80 ns

12

480 ns

6

CPL C

B3

1

40 ns

12

480 ns

12

CPL bit

B2

2

80 ns

12

480 ns

6

ANL C, bit

82

2

80 ns

24

960 ns

12

ANL C,

B0

2

80 ns

24

960 ns

12

ORL C, bit

72

2

80 ns

24

960 ns

12

ORL C,

A0

2

80 ns

24

960 ns

12

MOV C, bit

A2

2

80 ns

12

480 ns

6

MOV bit, C

92

2

80 ns

24

960 ns

12

Table 5-1. Instruction Timing Comparison (continued)

Maxim Integrated