Ecrc on the tx path, Ecrc on the tx path -3 – Altera Arria 10 Avalon-ST User Manual
Page 198

Table 15-1: ECRC Operation on RX Path
ECRC Forwarding
ECRC Check Enable
(5)
ECRC Status
Error
TLP Forward to Application Layer
No
No
none
No
Forwarded
good
No
Forwarded without its ECRC
bad
No
Forwarded without its ECRC
Yes
none
No
Forwarded
good
No
Forwarded without its ECRC
bad
Yes
Not forwarded
Yes
No
none
No
Forwarded
good
No
Forwarded with its ECRC
bad
No
Forwarded with its ECRC
Yes
none
No
Forwarded
good
No
Forwarded with its ECRC
bad
Yes
Not forwarded
ECRC on the TX Path
When the ECRC generation option is on, the TX path generates ECRC. If you turn on ECRC
forwarding, the ECRC value is forwarded with the TLP. The following table summarizes the TX ECRC
generation and forwarding. All unspecified cases are unsupported and the behavior of the Hard IP is
unknown.In this table, if
TD
is 1, the TLP includes an ECRC.
TD
is the TL digest bit of the TL packet.
(5)
The
ECRC Check Enable
field is in the
Configuration Space Advanced Error Capabilities and
Control Register
.
UG-01145_avst
2015.05.04
ECRC on the TX Path
15-3
Optional Features
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)