Power management messages, Power management messages -2 – Altera Arria 10 Avalon-ST User Manual
Page 180
Message
Root
Port
Endpoint
Generated by
Comments
App
Layer
Core
Core
(with
App
Layer
input)
Deassert
_INTB
Receive Transmit No
No
No
Deassert
_INTC
Receive Transmit No
No
No
Deassert
_INTD
Receive Transmit No
No
No
Power Management Messages
Table 12-2: Power Management Messages
Message
Root
Port
Endpoi
nt
Generated by
Comments
App
Layer
Core
Core (with App
Layer input)
PM_
Active_
State_
Nak
TX
RX
No
Yes
No
—
PM_
PME
RX
TX
No
No
Yes
—
PME_
Turn_
Off
TX
RX
No
No
Yes
The
pme_to_cr
signal sends and
acknowledges this message:
• Root Port: When
pme_to_cr
is
asserted, the Root Port sends the
PME_turn_off
message.
• Endpoint: When
PME_to_cr
is
asserted, the Endpoint acknowl‐
edges the
PME_turn_off
message
by sending a
pme_to_ack
message to the Root Port.
PME_
TO_Ack
RX
TX
No
No
Yes
—
12-2
Power Management Messages
UG-01145_avst
2015.05.04
Altera Corporation
Transaction Layer Protocol (TLP) Details
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)