beautypg.com

1 shi input/output shift register (iosr)-host side, Table 7-1, Shi interrupt vectors -5 – Freescale Semiconductor DSP56366 User Manual

Page 129: Table 7-2, Shi internal interrupt priorities -5, Below and, Section 7.4.1, "shi input/output shift register, Iosr)—host side, 1 shi input/output shift register (iosr)—host side

1 shi input/output shift register (iosr)-host side, Table 7-1, Shi interrupt vectors -5 | Table 7-2, Shi internal interrupt priorities -5, Below and, Section 7.4.1, "shi input/output shift register, Iosr)—host side, 1 shi input/output shift register (iosr)—host side | Freescale Semiconductor DSP56366 User Manual | Page 129 / 366 1 shi input/output shift register (iosr)-host side, Table 7-1, Shi interrupt vectors -5 | Table 7-2, Shi internal interrupt priorities -5, Below and, Section 7.4.1, "shi input/output shift register, Iosr)—host side, 1 shi input/output shift register (iosr)—host side | Freescale Semiconductor DSP56366 User Manual | Page 129 / 366