beautypg.com

1 icr receive request enable (rreq) bit 0, 2 icr transmit request enable (treq) bit 1, Icr receive request enable (rreq) bit 0 -20 – Freescale Semiconductor DSP56366 User Manual

Page 114: Icr transmit request enable (treq) bit 1 -20, Figure 6-12, Interface control register (icr) -20

1 icr receive request enable (rreq) bit 0, 2 icr transmit request enable (treq) bit 1, Icr receive request enable (rreq) bit 0 -20 | Icr transmit request enable (treq) bit 1 -20, Figure 6-12, Interface control register (icr) -20 | Freescale Semiconductor DSP56366 User Manual | Page 114 / 366 1 icr receive request enable (rreq) bit 0, 2 icr transmit request enable (treq) bit 1, Icr receive request enable (rreq) bit 0 -20 | Icr transmit request enable (treq) bit 1 -20, Figure 6-12, Interface control register (icr) -20 | Freescale Semiconductor DSP56366 User Manual | Page 114 / 366