Figure 3–42 – Altera Serial Digital Interface (SDI) MegaCore Function User Manual
Page 83

Chapter 3: Functional Description
3–53
Signals
February 2013
Altera Corporation
Serial Digital Interface (SDI) MegaCore Function
User Guide
Figure 3–40. Behavior of rx_anc_data/valid/error Signals—HD
Notes to
(1) Sequence starts with Data Indentifier (DID), followed by Secondary Data Indentifier (SDID) or Data Block Number
(DBN).
(2) The Y channel goes wrong.
(3) Data Count (DC) word.
(4) User data word (UDW) up to 255 words.
(5) Checksum word.
Figure 3–41. Behavior of rx_anc_data/valid/error Signals Without Error —SD
Figure 3–42. Behavior of rx_anc_data/valid/error Signals With Error—SD
rx_anc_data[19:10]
000
3FF
179
000
20F
055
1FC
000
3FF
179
20F
055
1FC
rx_clk (148.5 Hz)
rx_anc_data[9:10]
rx_anc_valid[3]
rx_anc_valid[2]
rx_anc_valid[1]
rx_anc_valid[0]
rx_anc_error[3]
rx_anc_error[2]
rx_anc_error[1]
rx_anc_error[0]
(1)(2)
(3)
(4)
(5)
rx_anc_data[9:0]
rx_clk (67.5 MHz)
000
3FF
3FF
179
000
055
20F
rx_anc_valid[0]
rx_anc_error[0]
rx_anc_data[9:0]
rx_clk (67.5 MHz)
000
3FF
3FF
179
000
055
20F
rx_anc_valid[0]
rx_anc_error[0]
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)