Table 3–17, Figure 3–37 – Altera Serial Digital Interface (SDI) MegaCore Function User Manual
Page 79
Chapter 3: Functional Description
3–49
Signals
February 2013
Altera Corporation
Serial Digital Interface (SDI) MegaCore Function
User Guide
lists the 8-bit receiving video format specification.
Figure 3–36. Behavior of rx_trs, rx_xyz, xyz_valid and rx_eav Signals—425MA
Figure 3–37. Behavior of rx_trs, rx_xyz, xyz_valid and rx_eav Signals—425MB
rxdata[19:10]
rx_clk (148.5 MHz)
rxdata[9:0]
rx_trs
rx_xyz
xyz_valid
rx_eav
3FF
000
000
1C4
3FF
380
3FF
000
000
1C4
3FF
380
rxdata[19:10]
rx_clk (148.5 MHz)
rxdata[9:0]
rx_trs
rx_xyz
xyz_valid
rx_eav
3FF
000
000
1C4
3FF
380
3FF
000
000
1C4
3FF
380
Table 3–17. Receiving Video Format Specification (Part 1 of 2)
Video
Standard
Total Active
Lines
Word per
Total Line
Rate
rx_video_format
[7:5]
rx_video_format
[4]
rx_video_format
[3:0]
Progressive/
Interlace
Frame Rate
SD
720
—
—
0
0
8
720p60
1650
60
2
1
7
720p59.94
59.94
6
720p50
1980
50
5
720p30
3300
30
4
720p29.97
29.97
3
720p25
3960
25
2
720p24
4125
24
1
720p23.97
23.97
0
1035i30
1035
2200
30
3
0
4
1035i29.97
29.97
3
0
3
1080i25
1080
2376
25
4
0
2
1080i60
2200
60
1
7
1080i59.94
59.94
6
1080i50
2640
50
5
1080i24
2750
24
1
1080i23.97
23.97
0
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)