Altera Low Latency Ethernet 10G MAC User Manual
Page 95
Signal
Condition
Direction
Width
Description
xgmii_tx_
control[]
Use legacy Ethernet
10G MAC XGMII
interface disabled.
Enable 10GBASE-R
register mode
disabled.
Out
4
Control bits for each lane in
xgmii_tx_
data[]
.
• Lane 0:
xgmii_tx_control[0]
• Lane 1:
xgmii_tx_control[1]
• Lane 2:
xgmii_tx_control[2]
• Lane 3:
xgmii_tx_control[3]
Use legacy Ethernet
10G MAC XGMII
interface disabled.
Enable 10GBASE-R
register mode
enabled.
Out
8
8-lane SDR XGMII transmit control.
This signal connects directly to the
NativePHY IP core.
• Lane 0:
xgmii_tx_control[0]
• Lane 1:
xgmii_tx_control[1]
• Lane 2:
xgmii_tx_control[2]
• Lane 3:
xgmii_tx_control[3]
• Lane 4:
xgmii_tx_control[4]
• Lane 5:
xgmii_tx_control[5]
• Lane 6:
xgmii_tx_control[6]
• Lane 7:
xgmii_tx_control[7]
xgmii_tx_valid
Use legacy Ethernet
10G MAC XGMII
interface disabled.
Enable 10GBASE-R
register mode
enabled.
Out
1
When asserted, indicates that the data
and control buses are valid.
UG-01144
2014.12.15
XGMII TX Signals
5-13
Interface Signals for LL Ethernet 10G MAC
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)