Rainbow Electronics DS3131 - Manual (Page 75)

DS3131
75 of 174
Table 9-A. DMA Registers to be Configured by the Host on Power-Up
ADDRESS NAME REGISTER SECTION
0700 RFQBA0 Receive Free-Queue Base Address 0 (lower word) 9.2.3
0704 RFQBA1 Receive Free-Queue Base Address 1 (upper word) 9.2.3
0708 RFQEA Receive Free-Queue End Address 9.2.3
070C RFQSBSA Receive Free-Queue Small Buffer Start Address 9.2.3
0710 RFQLBWP Receive Free-Queue Large Buffer Host Write Pointer 9.2.3
0714 RFQSBWP Receive Free-Queue Small Buffer Host Write Pointer 9.2.3
0718 RFQLBRP Receive Free-Queue Large Buffer DMA Read Pointer 9.2.3
071C RFQSBRP Receive Free-Queue Small Buffer DMA Read Pointer 9.2.3
0730 RDQBA0 Receive Done-Queue Base Address 0 (lower word) 9.2.4
0734 RDQBA1 Receive Done-Queue Base Address 1 (upper word) 9.2.4
0738 RDQEA Receive Done-Queue End Address 9.2.4
073C RDQRP Receive Done-Queue Host Read Pointer 9.2.4
0740 RDQWP Receive Done-Queue DMA Write Pointer 9.2.4
0744 RDQFFT Receive Done-Queue FIFO Flush Timer 9.2.4
0750 RDBA0 Receive Descriptor Base Address 0 (lower word) 9.2.2
0754 RDBA1 Receive Descriptor Base Address 1 (upper word) 9.2.2
0770 RDMACIS Receive DMA Configuration Indirect Select 9.2.5
0774 RDMAC Receive DMA Configuration (all 40 channels) 9.2.5
0780 RDMAQ Receive DMA Queues Control 9.2.3, 9.2.4
0790 RLBS Receive Large Buffer Size 9.2.1
0794 RSBS Receive Small Buffer Size 9.2.1
0800 TPQBA0 Transmit Pending-Queue Base Address 0 (lower word) 9.3.3
0804 TPQBA1 Transmit Pending-Queue Base Address 1 (upper word) 9.3.3
0808 TPQEA Transmit Pending-Queue End Address 9.3.3
080C TPQWP Transmit Pending-Queue Host Write Pointer 9.3.3
0810 TPQRP Transmit Pending-Queue DMA Read Pointer 9.3.3
0830 TDQBA0 Transmit Done-Queue Base Address 0 (lower word) 9.3.4
0834 TDQBA1 Transmit Done-Queue Base Address 1 (upper word) 9.3.4
0838 TDQEA Transmit Done-Queue End Address 9.3.4
083C TDQRP Transmit Done-Queue Host Read Pointer 9.3.4
0840 TDQWP Transmit Done-Queue DMA Write Pointer 9.3.4
0844 TDQFFT Transmit Done-Queue FIFO Flush Timer 9.3.4
0850 TPDBA0 Transmit Descriptor Base Address 0 (lower word) 9.3.2
0854 TPDBA1 Transmit Descriptor Base Address 1 (upper word) 9.3.2
0870 TDMACIS Transmit DMA Configuration Indirect Select 9.3.5
0874 TDMAC Transmit DMA Configuration (all 40 channels) 9.3.5
0880 TDMAQ Transmit Queues FIFO Control 9.3.3, 9.3.4