beautypg.com

Intel 386 User Manual

Page 561

background image

Intel386™ EX EMBEDDED MICROPROCESSOR USER’S MANUAL

C-12

#define TMR_GATE_EXTRN

0x2

#define TMR_OUT_ENABLE

0x1

#define TMR_OUT_DISABLE

0

#define TMR_ENABLE

1

#define TMR_DISABLE

0

/* Timer Macros Definitions */

#define DisableTimer() \

_SetEXRegByte( TMRCFG, (_GetEXRegByte(TMRCFG) | 0x80))

#define EnableTimer() \

_SetEXRegByte( TMRCFG, (_GetEXRegByte(TMRCFG) & 0x7f))

/* Timer Function Definitions */

extern int InitTimer

(int Unit, WORD Mode, BYTE Inputs, BYTE Output,

WORD InitCount, int Enable);

extern void SetUp_ReadBack (BYTE Timer0, BYTE Timer1, BYTE Timer2,

BYTE GetStatus, BYTE GetCount);

extern WORD CounterLatch(BYTE Timer);

extern WORD ReadCounter(BYTE Timer);

void interrupt far TimerISR(void);

/**************** SSIO configuration defines *****************/

#define SSIO_TUE

0x80

/* Transmit Underflow Error */

#define SSIO_THBE

0x40

/* Transmit Holding Buffer Empty */

#define SSIO_TX_IE

0x20

/* Transmit Interrupt Enable */

#define SSIO_TX_ENAB

0x10

/* Transmitter Enable */

#define SSIO_ROE

0x08

/* Receive Overflow Error */

#define SSIO_RHBF

0x04

/* Receive Holding Buffer Full */

#define SSIO_RX_IE

0x02

/* Receive Interrupt Enable */

#define SSIO_RX_ENAB

0x01

/* Receiver Enable */

#define SSIO_TX_MASTR

0x02

/* Transmit Master Mode */

#define SSIO_RX_MASTR

0x01

/* Receive Master Mode */

#define SSIO_TX_SLAVE

0

#define SSIO_RX_SLAVE

0

#define SSIO_CLK_SERCLK

0x01

/* Baud Rate Clocking Source:

SERCLK = CLK2/4 */

#define SSIO_CLK_PSCLK

0x00

/* Baud Rate Clocking Source:

PSCLK = (CLK2/2) / (CLKPRS+2) */

#define SSIO_BAUD_ENAB

0x80

/* Enable Baud Rate Generator */

/* SSIO Function Definitions */

extern void InitSSIO

(BYTE Mode, BYTE MasterTxRx, BYTE BaudValue,