beautypg.com

Intel 386 User Manual

Page 553

background image

Intel386™ EX EMBEDDED MICROPROCESSOR USER’S MANUAL

C-4

#define SSIOCON2 0xF488

#define SSIOCTR 0xF48A

/* CHIP SELECT UNIT Registers */

#define CS0ADL 0xF400

#define CS0ADH 0xF402

#define CS0MSKL 0xF404

#define CS0MSKH 0xF406

#define CS1ADL 0xF408

#define CS1ADH 0xF40A

#define CS1MSKL 0xF40C

#define CS1MSKH 0xF40E

#define CS2ADL 0xF410

#define CS2ADH 0xF412

#define CS2MSKL 0xF414

#define CS2MSKH 0xF416

#define CS3ADL 0xF418

#define CS3ADH 0xF41A

#define CS3MSKL 0xF41C

#define CS3MSKH 0xF41E

#define CS4ADL 0xF420

#define CS4ADH 0xF422

#define CS4MSKL 0xF424

#define CS4MSKH 0xF426

#define CS5ADL 0xF428

#define CS5ADH 0xF42A

#define CS5MSKL 0xF42C

#define CS5MSKH 0xF42E

#define CS6ADL 0xF430

#define CS6ADH 0xF432

#define CS6MSKL 0xF434

#define CS6MSKH 0xF436

#define UCSADL 0xF438

#define UCSADH 0xF43A

#define UCSMSKL 0xF43C

#define UCSMSKH 0xF43E

/* REFRESH CONTROL UNIT Registers */

#define RFSBAD 0xF4A0

#define RFSCIR 0xF4A2

#define RFSCON 0xF4A4

#define RFSADD 0xF4A6

/* POWER MANAGEMENT CONTROL Registers */

#define PWRCON 0xF800

#define CLKPRS 0xF804

/* DMA UNIT REGISTERS -- SLOT 15 ADDRESSES */

#define DMA0TAR 0xF000

#define DMA0BYC 0xF001

#define DMA1TAR 0xF002

#define DMA1BYC 0xF003