Wait_on(), Axi3 example, Axi4 example – Altera Mentor Verification IP Altera Edition AMBA AXI3/4TM User Manual
Page 85
SystemVerilog AXI3 and AXI4 Master BFMs
wait_on()
Mentor VIP AE AXI3/4 User Guide, V10.2b
67
September 2013
wait_on()
This blocking task waits for an event(s) on the ACLK or ARESETn signals to occur before
proceeding. An optional count argument waits for the number of events equal to count.
AXI3 Example
bfm.wait_on(AXI_RESET_POSEDGE);
bfm.wait_on(AXI_CLOCK_POSEDGE,10);
AXI4 Example
bfm.wait_on(AXI4_RESET_POSEDGE);
bfm.wait_on(AXI4_CLOCK_POSEDGE,10);
Prototype
// * = axi | axi4
// ** = AXI| AXI4
task automatic wait_on
(
*_wait_e phase,
input int count = 1 //Optional
);
Arguments
phase
Wait for:
**_CLOCK_POSEDGE
**_CLOCK_NEGEDGE
**_CLOCK_ANYEDGE
**_CLOCK_0_TO_1
**_CLOCK_1_TO_0
**_RESET_POSEDGE
**_RESET_NEGEDGE
**_RESET_ANYEDGE
**_RESET_0_TO_1
**_RESET_1_TO_0
count
(Optional) Wait for a number of events to occur set by count.
(default = 1)
Returns
None
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)