Example – Altera Mentor Verification IP Altera Edition AMBA AXI3/4TM User Manual
Page 100

Mentor VIP AE AXI3/4 User Guide, V10.2b
82
SystemVerilog AXI3 and AXI4 Slave BFMs
create_slave_transaction()
September 2013
Example
// Create a slave transaction.
trans = bfm.create_slave_transaction();
Operational
Transaction
Fields
write_data_
mode
Write data mode:
**_DATA_AFTER_ADDRESS; (default)
**_DATA_WITH_ADDRESS;
address_valid_
delay
Address channel ARVALID/AWVALID delay measured in ACLK cycles
for this transaction (default = 0).
data_valid_
delay
Write data channel WVALID delay array measured in ACLK cycles for
this transaction (default = 0 for all elements).
write_response
_ready_delay
Write response channel BREADY delay measured in ACLK cycles for
this transaction (default = 0).
data_beat_
done
Write data channel beat done flag array for this transaction.
transaction_
done
Write transaction done flag for this transaction.
Returns
The *_transaction record.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)