beautypg.com

2 bit 4: 0 – mux[4:0]: adc channel selection bits, 3 adcsra – adc control and status register a, See “adc input channel – Rainbow Electronics ATmega64M1 User Manual

Page 245

background image

245

8209A–AVR–08/09

ATmega16M1/32M1/64M1

22.10.2

Bit 4: 0 – MUX[4:0]: ADC Channel Selection Bits

These 4 bits determine which analog inputs are connected to the ADC input. The different set-
ting are shown in

Table 22-5

.

If these bits are changed during a conversion, the change will not take effect until this conversion
is complete (it means while the ADIF bit in ADCSRA register is set).

22.10.3

ADCSRA – ADC Control and Status Register A

• Bit 7 – ADEN: ADC Enable Bit

Set this bit to enable the ADC.
Clear this bit to disable the ADC.
Clearing this bit while a conversion is running will take effect at the end of the conversion.

Table 22-5.

ADC Input Channel Selection

MUX[4:0]

Description

00000

ADC0

00001

ADC1

00010

ADC2

00011

ADC3

00100

ADC4

00101

ADC5

00110

ADC6

00111

ADC7

01000

ADC8

01001

ADC9

01010

ADC10

01011

Temp Sensor

01100

VCC/4

01101

ISRC

01110

AMP0

01111

AMP1 (- is ADC8, + is ADC9)

10000

AMP2 (- is ADC6)

10001

Bandgap

10010

GND

10011

Reserved

101xx

Reserved

1xxxx

Reserved

Bit

7

6

5

4

3

2

1

0

ADEN

ADSC

ADATE

ADIF

ADIE

ADPS2

ADPS1

ADPS0

ADCSRA

Read/Write

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

Initial Value

0

0

0

0

0

0

0

0