beautypg.com

5 timers, 6 ethernet interfaces, 7 local bus interface – Artesyn CPCI-6200 Installation and Use (May 2015) User Manual

Page 87: 1 flash memory

background image

Functional Description

CPCI-6200 Installation and Use (6806800J66E)

87

DDR3 memory is implemented using external SO-UDIMM, unbuffered, ECC-supported
modules.

4.5

Timers

The timing functions are provided by eight 32-bit timers that are integrated into the processor.
These timers are clocked by the real-time clock (RTC) input, which is driven by a 1 MHz clock.
There are also four independent 32-bit timers in a programmable logic device (PLD). The clock
source for the four 32-bit timers in the PLD is derived from 25 MHz. The timer prescaler register
must be configured to generate the desired timer reference (default is 1 MHz).

4.6

Ethernet Interfaces

This board provides four 10/100/1000 full duplex Ethernet interfaces using the MPC8572
integrated Ethernet controllers. Two Broadcom BCM5482S PHYs are used. The Ethernet ports
on the processor are configured to operate in reduced Gigabit media independence interface
(RGMII) mode. Two Gigabit Ethernet interfaces are routed to the RJ-45 connectors on the face
plate. These connectors have integrated LEDs. The other two Gigabit Ethernet interfaces are
routed to J3 for rear I/O.

4.7

Local Bus Interface

This board uses the processor's local bus controller (LBC) for access to onboard flash memory
and I/O registers. The LBC has programmable timing modes to support devices of different
access times, as well as device widths of 8, 16, and 32 bits. The CPCI-6200 uses the LBC in
general purpose chip select machine (GPCM) mode to interface to two physical banks of
onboard flash, MRAM, and onboard 32-bit timers, along with control and status registers.

4.7.1

Flash Memory

This board provides 128 MB of soldered NOR flash memory. Two AMD Spansion MirrorBit 3.0 V
devices are configured to operate in 16-bit mode to form a 32-bit flash bank. This flash bank is
connected to LBC Chip Select 0, and it also acts as the boot bank.

CPCI-6200 also includes a second NAND flash bank that is connected to LBC Chip Select 1. This
bank can be up to 16 GB. However, only 4 and 8 GB are supported at this time.