22 watchdog timer count register, Table 8-46, Watchdog timer counter register, 0xf200_0026 – Artesyn CPCI-6200 Installation and Use (May 2015) User Manual

Page 214

Text mode
Original mode

Memory Maps and Addresses

CPCI-6200 Installation and Use (6806800J66E)

214

8.4.22 Watchdog Timer Count Register

WDG_RES

Watchdog Timer Resolution

0000

2 μs

0001

4 μs

0010

8 μs

0011

16 μs

0100

32 μs

0101

64 μs

0110

128 μs

0111

256 μs

1000

512 μs

1001

1 ms (default)

1010

2 ms

1011

4 ms

1100

8 ms

1101

16 ms

1110

32 ms

1111

64 ms

Table 8-45 Watchdog Timer Resolution Register (continued)

Table 8-46 Watchdog Timer Counter Register, 0xF200_0026

Bit

Field

Operation

Reset

15:0

WDG_COUNT

R/W

1. This register is not byte writable. It must be written half word (16 bits).