Altera MAX 10 Clocking and PLL - Manual (Page 85)

Internal Oscillator IP Core References
8
2015.05.04
UG-M10CLKPLL Subscribe
Send Feedback
Internal Oscillator Parameters
Table 8-1: Internal Oscillator IP Core Parameters for MAX 10 Devices
This table lists the IP core parameters applicable to MAX 10 devices.
Parameter Value Decription
Clock Frequency 55, 116 Specify the clock frequency for simulation. If not
specified, the default value is 55 MHz.
Internal Oscillator Ports and Signals
Table 8-2: Internal Oscillator Input Port for MAX 10 Devices
Port Name Condition Description
oscena Required
Input control signal to turn on or turn off the internal
oscillator.
Table 8-3: Internal Oscillator Output Port for MAX 10 Devices
Port Name Condition Description
clkout Optional
Output clock from the internal oscillator.
© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134