Bit phase a compare register of rising, Bit phase a compare register of falling – Samsung S3F401F User Manual
Page 118

S3F401F_UM_REV1.00
INVERTER MOTOR CONTROLLER (IMC)
6-39
16-Bit Phase A Compare Register of Rising
PACMPR (0x018)
Access: Read/Write
31
30 29 28 27 26 25 24
−
−
−
−
−
−
−
−
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
23
22 21 20 19 18 17 16
−
−
−
−
−
−
−
−
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
15
14 13 12 11 10 9 8
PACMPRDAT [15:8]
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
7
6 5 4 3 2 1 0
PACMPRDAT [7:0]
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
W: Write
R: Read
-0: 0 After reset
-1: 1 After reset
-U: Undefined after reset
Determine the Phase A Compare Register Value at Rising
PACMPRDAT
0x0000 ~ 0xFFFF
16-Bit Phase A Compare Register of Falling
PACMPF (0x018)
Access: Read/Write
31 30
29
28
27
26
25
24
−
−
−
−
−
−
−
−
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
23 22
21
20
19
18
17
16
−
−
−
−
−
−
−
−
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
15 14
13
12
11
10
9 8
PACMPFDAT [15:8]
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
7 6
5
4
3
2
1
0
PACMPFDAT [7:0]
R/W-0 R/W-0
R/W-0
R/W-0
R/W-0 R/W-0 R/W-0 R/W-0
W: Write
R: Read
-0: 0 After reset
-1: 1 After reset
-U: Undefined after reset
Determine the Phase A Compare Register Value at Falling.
PACMPFDAT
0x0000 ~ 0xFFFF