Samsung S3F401F Instruction Manuals and User Guides
We have 1 Instruction Manual and User Guide for S3F401F Samsung
Manuals 
| Recognized languages: | English |
|---|---|
| Pages: | 280 |
| Size: | 5.09 MB |
Show table of contents
Document Outline
- Notification of Revisions
- Table of Contents
- List of Figures
- List of Tables
- 1 PRODUCT OVERVIEW
- 2 A/D CONVERTER
- 3 BASIC TIMER & WATCHDOG TIMER
- 4 ENCODER COUNTER
- 1. OVERVIEW
- 2. FUNCTION DESCRIPTION
- 3. REGISTERS DESCRIPTION
- Encoder Counter Control Register 0
- Encoder Counter Status Register
- 16 Bit Position Counter Register
- 16 Bit Position Reference Register
- 16 Bit Speed Counter Register
- 16 Bit Speed Reference Register
- 16 Bit Phase A Capture Counter Register
- 16 Bit Phase A Capture Data Register
- 16 Bit t Phase B Capture Counter Register
- 16 Bit Phase B Capture Data Register
- 5 INTERNAL FLASH ROM
- 6 INVERTER MOTOR CONTROLLER (IMC)
- 1. OVERVIEW
- 2. BLOCK DIAGRAM
- 3. FUNCTION DESCRIPTION
- 4. PHASE SIGNAL GENERATION
- 4.1 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.2 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.3 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.4 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.5 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.6 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.7 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.8 TRI-ANGULAR WAVE (IMMODE = 0)
- 4.9 SAW-TOOTH WAVE (IMMODE = 1)
- 4.10 SAW-TOOTH WAVE (IMMODE = 1)
- 4.11 SAW-TOOTH WAVE (IMMODE = 1)
- 4.12 SAW-TOOTH WAVE (IMMODE = 1)
- 4.13 SAW-TOOTH WAVE (IMMODE = 1)
- 4.14 SAW-TOOTH WAVE (IMMODE = 1)
- 4.15 SAW-TOOTH WAVE (IMMODE = 1)
- 4.16 SAW-TOOTH WAVE (IMMODE = 1)
- 5. REGISTERS DESCRIPTION
- Inverter Motor Control Register 0
- Inverter Motor Control Register 1
- Inverter Motor Status Register
- ADC Start Signal Select Register
- 16-Bit Inverter Motor Counter Register
- 16-Bit Top Compare Register
- 16-Bit Phase A Compare Register of Rising
- 16-Bit Phase A Compare Register of Falling
- 16-Bit Phase B Compare Register of Rising
- 16-Bit Phase B Compare Register of Falling
- 16-Bit Phase C Compare Register of Rising
- 16-Bit Phase C Compare Register of Falling
- 16-Bit ADC Start Compare Register of Rising 0
- 16-Bit ADC Start Compare Register of Falling 0
- 16-Bit ADC Start Compare Register of Rising 1
- 16-Bit ADC Start Compare Register of Falling 1
- 16-Bit ADC Start Compare Register of Rising 2
- 16-Bit ADC Start Compare Register of Falling 2
- 16-Bit Dead-time Compare Register
- 7 INTERRUPT CONTROLLER
- 1. OVERVIEW
- 2. FUNCTIONAL DESCRIPTION
- 3. REGISTERS DESCRIPTION
- INTERRUPT MODE0 Register
- INTERRUPT MODE1 Register
- INTERRUPT MODE2 Register
- INTERRUPT PENDING0 Register
- INTERRUPT PENDING1 Register
- INTERRUPT PENDING2 Register
- INTERRUPT MASK0 Register
- INTERRUPT MASK1 Register
- INTERRUPT MASK 2 Register
- INTERRUPT OFFSET Register for IRQ
- INTERRUPT OFFSET Register for FIQ
- INTERRUPT VECTOR ADDRESS Register for IRQ
- INTERRUPT VECTOR ADDRESS Register for FIQ
- INTERRUPT VECTOR BASE ADDRESS Register
- INTERRUPT CONTROL Register
- INTERRUPT PRIORITY Register
- SOFTWARE INTERRUPT Register
- 8 I/O PORTS
- 1. OVERVIEW
- 2. S3F401F PORT CONFIGURATION OVERVIEW
- 3. I/O PORT CONTROL REGISTERS
- 4. REGISTERS DESCRIPTION
- PORT0 Control Register
- PORT0 Control Register
- PORT1 Control Register
- PORT1 Control Register
- PORT2 Control Register
- PORT0 Pull-Up Control Register
- PORT1 Pull-Up Control Register
- PORT2 Pull-Up Control Register
- PORT0 Open-Drain Control Register
- PORT1 Open-Drain Control Register
- PORT2 Open-Drain Control Register
- PORT0 Data Set Register
- PORT0 Data Reset Register
- PORT0 Data Status Register
- PORT1 Data Set Register
- PORT1 Data Reset Register
- PORT1 Data Status Register
- PORT2 Data Set Register
- PORT2 Data Reset Register
- PORT2 Data Status Register
- External Interrupt Control Register
- External Interrupt Control Register
- External Interrupt Filter Control Register
- External Interrupt Filter Control Register
- 9 CLOCK & POWER MANAGEMENT
- 10 SSP (SYNCHRONOUS SERIAL PORT)
- 11 16-BIT TIMERS
- 12 UART
- 1. OVERVIEW
- 2. BLOCK DIAGRAM
- 3. FUNCTION DESCRIPTION
- 4. REGISTERS DESCRIPTION
- UART Data Register
- Receive Status/Error Clear Register
- UART Flag Register
- UART IrDA Low Counter Register
- UART Integer Baud Rate Register
- UART Functional Baud Rate Register
- UART Line Control Clock Register
- UART Control Register
- UART Interrupt FIFO Level Select Register
- UART Interrupt Mask Set/Clear Register
- UART Raw Interrupt Status Register
- UART Masked Interrupt Status Register
- UART Interrupt Clear Register
- 13 ELECTRICAL DATA
- Table 13-1. Absolute Maximum Ratings
- Table 13-2. D.C. Electrical Characteristics
- Table 13-3. Timing Constants
- Table 13-4. PLL Timing Constants
- Table 13-5. Internal RC Oscillation Characteristics
- Table 13-6. AC Electrical Characteristics
- Table 13-7. 12-bit ADC Electrical Characteristics
- Table 13-8. AC Electrical Characteristics for Internal Flash ROM
- 14 MECHANICAL DATA