beautypg.com

Index – Echelon I/O Model Reference for Smart Transceivers and Neuron Chips User Manual

Page 205

background image

I/O Model Reference

195

Index

#

#pragma codegen use_i2c_version_1, 83
#pragma enable_io_pullups, 10

#pragma enable_multiple_baud, 96, 106

#pragma specify_io_clock, 100

1

1-Wire protocol, 43

3

3554 device, 89

7

7811 device, 86

A

A/D converter, 125

angular position measurement, 148

ASCII data, 35

B

BCD data, 40

bit I/O, 32
bitshift I/O, 76

byte I/O, 35

C

CPHA, 110

CPOL, 110

crc16 function, 49
crc8 function, 49

D

D/A converters, 138, 141, 165, 171
declaration, I/O object, 16

documentation, iii

dualslope input, 125

E

edgedivide output, 156
edgelog input, 129

EIA-232, 103

engineering bulletins, 15

event

I/O, 22
io_changes, 22

io_in_ready, 71

io_out_ready, 71
io_update_occurs, 23, 128

F

frequency

counters, 138, 141

dividers, 156

measurements, 168

frequency output, 159

function

crc16, 49
crc8, 49

I/O, 18

io_edgelog_preload, 131
io_edgelog_single_preload, 132

io_idis, 100, 114

io_iena, 100, 114
io_in(), 19

io_in_ready, 102, 117

io_in_request, 102, 128
io_out(), 20

io_out_ready, 102, 117

io_out_request, 71, 102

io_set_baud, 102
io_set_terminal_count( ), 178

sci_abort, 102

sci_get_error, 102
spi_abort, 117

spi_get_error, 117

touch_bit, 48
touch_byte, 48

touch_byte_spu, 49

touch_first, 48
touch_next, 48

touch_read_spu, 49

touch_reset, 47
touch_reset_spu, 49

touch_write_spu, 49

tst_bit, 136

H

hardware

considerations, 10
synchronization, 11