Ten-bit interface, Ten-bit interface -32, Figure 4-18: sgmii auto-negotiation activity – Altera Triple Speed Ethernet MegaCore Function User Manual
Page 68
Figure 4-18: SGMII Auto-Negotiation Activity
Link Timer
= 1.6 ms
Data
PHY
SGMII PCS
Link
Synchronization
Acquired
/C/ with 0x00 ability
/C/ with dev_ability
/C/ with 0x0001
/C/ with dev_ability and ACK
Send /I/ (Idle) sequence
Link
Timer
Link
Timer
3
Consecutive
/C/
3
Consecutive
/C/
with
Acknowledge
For more information, refer to CISCO Serial-GMII Specifications.
Ten-bit Interface
In PCS variations with embedded PMA, the PCS function implements a TBI to an external SERDES.
On transmit, the SERDES must serialize
tbi_tx_d[0]
, the least significant bit of the TBI output bus first
and
tbi_tx_d[9]
, the most significant bit of the TBI output bus last to ensure the remote node receives the
data correctly, as figure below illustrates.
Functional Description
Altera Corporation
UG-01008
Ten-bit Interface
4-32
2014.06.30
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)