Motorola MVME172 - Manual (Page 276)

4-40 Computer Group Literature Center Web Site
IP2 Chip
4
DMAEI When DMAEI is set, DMA terminates if the assertion of
DMAEND is detected and the sDMA function is enabled
That is, the ADMA control bit in the DMA Control
Register 1 must be set to a zero. If the assertion of
DMAEND is not detected, DMA will terminate according
to the byte count value and the command chaining mode.
INTE This bit is used only in the command chaining mode and
it is only modified when DMA loads its control register
from the control word in the command packet. When this
bit in the command packets is set, an interrupt is sent to
the local bus interrupter when the command in the packet
has been executed. The local bus is interrupted if DMA’s
interrupt is enabled.
DMA Local Bus Address Counter
In the direct mode, this counter is programmed with the starting address of
the data in local bus memory.
The registers which control IP_c and IP_d are not used on the 200/300-
Series MVME172.
ADR/SIZ $FFFBC028, $40, $58, $70 (32 bits each)
BIT 31 ... 0
NAME DMA Local bus Address Counter
OPER R/W
RESET 0 R