Motorola MVME172 Instruction Manuals and User Guides
We have 1 Instruction Manual and User Guide for MVME172 Motorola
Manuals 
| Recognized languages: | Â English |
|---|---|
| Pages: | 354 |
| Size: | 3.18 MB |
Show table of contents
Document Outline
- Contents
- Board Description and Memory Maps
- Introduction
- Overview
- Requirements
- Block Diagrams
- Functional Description
- Memory Maps
- Software Support Considerations
- VMEchip2
- Introduction
- Functional Blocks
- LCSR Programming Model
- Programming the VMEbus Slave Map Decoders
- VMEbus Slave Ending Address Register 1
- VMEbus Slave Starting Address Register 1
- VMEbus Slave Ending Address Register 2
- VMEbus Slave Starting Address Register 2
- VMEbus Slave Address Translation Address Offset Register 1
- VMEbus Slave Address Translation Select Register 1
- VMEbus Slave Address Translation Address Offset Register 2
- VMEbus Slave Address Translation Select Register 2
- VMEbus Slave Write Post and Snoop Control Register 2
- VMEbus Slave Address Modifier Select Register 2
- VMEbus Slave Write Post and Snoop Control Register 1
- VMEbus Slave Address Modifier Select Register 1
- Programming the Local Bus to VMEbus Map Decoders
- Local Bus Slave (VMEbus Master) Ending Address Register 1
- Local Bus Slave (VMEbus Master) Starting Address Register 1
- Local Bus Slave (VMEbus Master) Ending Address Register 2
- Local Bus Slave (VMEbus Master) Starting Address Register 2
- Local Bus Slave (VMEbus Master) Ending Address Register 3
- Local Bus Slave (VMEbus Master) Starting Address Register 3
- Local Bus Slave (VMEbus Master) Ending Address Register 4
- Local Bus Slave (VMEbus Master) Starting Address Register 4
- Local Bus Slave (VMEbus Master) Address Translation Address Register 4
- Local Bus Slave (VMEbus Master) Address Translation Select Register 4
- Local Bus Slave (VMEbus Master) Attribute Register 4
- Local Bus Slave (VMEbus Master) Attribute Register 3
- Local Bus Slave (VMEbus Master) Attribute Register 2
- Local Bus Slave (VMEbus Master) Attribute Register 1
- VMEbus Slave GCSR Group Address Register
- VMEbus Slave GCSR Board Address Register
- Local Bus to VMEbus Enable Control Register
- Local Bus to VMEbus I/O Control Register
- ROM Control Register
- Programming the VMEchip2 DMA Controller
- DMAC Registers
- PROM Decoder, SRAM and DMA Control Register
- Local Bus to VMEbus Requester Control Register
- DMAC Control Register 1 (bits 07)
- DMAC Control Register 2 (bits 815)
- DMAC Control Register 2 (bits 07)
- DMAC Local Bus Address Counter
- DMAC VMEbus Address Counter
- DMAC Byte Counter
- Table Address Counter
- VMEbus Interrupter Control Register
- VMEbus Interrupter Vector Register
- MPU Status and DMA Interrupt Count Register
- DMAC Status Register
- Programming the Tick and Watchdog Timers
- VMEbus Arbiter Time-out Control Register
- DMAC Ton/Toff Timers and VMEbus Global Time-out Control Register
- VME Access, Local Bus, and Watchdog Time-out Control Register
- Prescaler Control Register
- Tick Timer 1 Compare Register
- Tick Timer 1 Counter
- Tick Timer 2 Compare Register
- Tick Timer 2 Counter
- Board Control Register
- Watchdog Timer Control Register
- Tick Timer 2 Control Register
- Tick Timer 1 Control Register
- Prescaler Counter
- Programming the Local Bus Interrupter
- Local Bus Interrupter Status Register (bits 2431)
- Local Bus Interrupter Status Register (bits 1623)
- Local Bus Interrupter Status Register (bits 815)
- Local Bus Interrupter Status Register (bits 07)
- Local Bus Interrupter Enable Register (bits 2431)
- Local Bus Interrupter Enable Register (bits 1623)
- Local Bus Interrupter Enable Register (bits 815)
- Local Bus Interrupter Enable Register (bits 07)
- Software Interrupt Set Register (bits 815)
- Interrupt Clear Register (bits 2431)
- Interrupt Clear Register (bits 1623)
- Interrupt Clear Register (bits 815)
- Interrupt Level Register 1 (bits 2431)
- Interrupt Level Register 1 (bits 1623)
- Interrupt Level Register 1 (bits 815)
- Interrupt Level Register 1 (bits 07)
- Interrupt Level Register 2 (bits 2431)
- Interrupt Level Register 2 (bits 1623)
- Interrupt Level Register 2 (bits 815)
- Interrupt Level Register 2 (bits 07)
- Interrupt Level Register 3 (bits 2431)
- Interrupt Level Register 3 (bits 1623)
- Interrupt Level Register 3 (bits 815)
- Interrupt Level Register 3 (bits 07)
- Interrupt Level Register 4 (bits 2431)
- Interrupt Level Register 4 (bits 1623)
- Interrupt Level Register 4 (bits 815)
- Interrupt Level Register 4 (bits 07)
- Vector Base Register
- I/O Control Register 1
- I/O Control Register 2
- I/O Control Register 3
- Miscellaneous Control Register
- Programming the VMEbus Slave Map Decoders
- GCSR Programming Model
- MC2 Chip
- Introduction
- Functional Description
- Memory Map of the MC2 Chip Registers
- Programming Model
- MC2 Chip ID Register
- MC2 Chip Revision Register
- General Control Register
- Interrupt Vector Base Register
- Programming the Tick Timers
- DRAM Parity Error Interrupt Control Register
- SCC Interrupt Control Register
- Tick Timer 3 and 4 Control Registers
- DRAM and SRAM Memory Controller Registers
- LANC Error Status Register
- 82596CA LANC Interrupt Control Register
- LANC Bus Error Interrupt Control Register
- SCSI Error Status Register
- General Purpose Inputs Register
- MVME172 Version Register
- SCSI Interrupt Control Register
- Tick Timer 3 and 4 Compare and Counter Registers
- Bus Clock Register
- PROM Access Time Control Register
- Flash Access Time Control Register
- ABORT Switch Interrupt Control Register
- RESET Switch Control Register
- Watchdog Timer Control Register
- Access and Watchdog Time Base Select Register
- DRAM Control Register
- MPU Status Register
- 32-bit Prescaler Count Register
- IP2 Chip
- Introduction
- Functional Description
- Overall Memory Map
- Programming Model
- Chip ID Register
- Chip Revision Register
- Vector Base Register
- IP_a, IP_b, IP_c, IP_d Memory Base Address Registers
- IP_a, IP_b, IP_c, IP_d Memory Size Registers
- IP_a, IP_b, IP_c, and IP_d; IRQ0 and IRQ1 Interrupt Control Registers
- IP_a, IP_b, IP_c, and IP_d; General Control Registers
- IP Clock Register
- DMA Arbitration Control Register
- IP RESET Register
- Programming the DMA Controllers
- Local Bus to IndustryPack Addressing
- IP to Local Bus Data Routing
- MCECC
- Introduction
- Features
- Functional Description
- General Description
- Performance
- Cache Coherency
- ECC
- Cycle Types
- Error Reporting
- Single Bit Error (Cycle Type = Burst Read or Non-Burst Read)
- Double Bit Error (Cycle Type = Burst Read or Non-Burst Read)
- Triple (or Greater) Bit Error (Cycle Type = Burst Read or Non-Burst Read)
- Cycle Type = Burst Write
- Single Bit Error (Cycle Type = Non-Burst Write)
- Double Bit Error (Cycle Type = Non-Burst Write)
- Triple (or Greater) Bit Error (Cycle Type = Non-Burst Write)
- Single Bit Error (Cycle Type = Scrub)
- Double Bit Error (Cycle Type = Scrub)
- Triple (or Greater) Bit Error (Cycle Type = Scrub)
- Error Logging
- Scrub
- Refresh
- Arbitration
- Chip Defaults
- Programming Model
- Chip ID Register
- Chip Revision Register
- Memory Configuration Register
- Dummy Register 0
- Dummy Register 1
- Base Address Register
- DRAM Control Register
- BCLK Frequency Register
- Data Control Register
- Scrub Control Register
- Scrub Period Register Bits 15-8
- Scrub Period Register Bits 7-0
- Chip Prescaler Counter
- Scrub Time On/Time Off Register
- Scrub Prescaler Counter (Bits 21-16)
- Scrub Prescaler Counter (Bits 15-8)
- Scrub Prescaler Counter (Bits 7-0)
- Scrub Timer Counter (Bits 15-8)
- Scrub Timer Counter (Bits 7-0)
- Scrub Address Counter (Bits 26-24)
- Scrub Address Counter (Bits 23-16)
- Scrub Address Counter (Bits 15-8)
- Scrub Address Counter (Bits 7-4)
- Error Logger Register
- Error Address (Bits 31-24)
- Error Address (Bits 23-16)
- Error Address Bits (15-8)
- Error Address Bits (7-4)
- Error Syndrome Register
- Defaults Register 1
- Defaults Register 2
- Initialization
- Syndrome Decode
- Related Documentation
- Motorola Computer Group Documents
- Manufacturers’ Documents
- Using Interrupts on the MVME172
- Introduction
- VMEchip2 Tick Timer 1 Periodic Interrupt Example
- Index