Motorola MVME172 - Manual (Page 185)

GCSR Programming Model
http://www.mcg.mot.com/literature 2-107
2
LM3 This bit is cleared by an LM3 cycle on the VMEbus. This
bit is set when the local processor or a VMEbus master
writes a one to the LM3 bit in this register.
VMEchip2 Board Status/Control Register
This register is the VMEchip2 board status/control register.
SYSFL This bit is set when the VMEchip2 is driving the
SYSFAIL signal.
SCON This bit is set if the VMEchip2 is system controller.
BF When this bit is high, the Board Fail signal is active.
When this bit is low, the Board Fail signal is inactive.
When this bit is set, the VMEchip2 drives SYSFAIL if the
inhibit SYSFAIL bit is not set.
ISF When this bit is set, the VMEchip2 is prevented from
driving the VMEbus SYSFAIL signal line. When this bit
is cleared, the VMEchip2 is allowed to drive the VMEbus
SYSFAIL signal line.
RST This bit allows a VMEbus master to reset the local bus.
Refer to the note on local reset in the GCSR
Programming Model section, earlier in this chapter.
When this bit is set, a local bus reset is generated. This bit
is cleared by the local bus reset.
ADR/SIZ Local Bus: $FFF40104/VMEbus: $XXY2 (8 bits [5 used])
BIT 7 6 5 4 3 2 1 0
NAME RST ISF BF SCON SYSFL
OPER S/R R/W R R R
RESET 0 PSL 0 PSL 1 PS X 1 PSL