Altera Arria V Avalon-ST - Manual (Page 38)

Interfaces and Signal Descriptions
4
2014.12.15
Subscribe
Send Feedback
Figure 4-1: Avalon-ST Hard IP for PCI Express Top-Level Signals
rx_st_data[63:0], [127:0]
rx_st_sop
rx_st_eop
rx_st_empty[1:0]
rx_st_ready
rx_st_valid
rx_st_err
rx_st_mask
rx_st_bar[7:0]
rx_st_be[7:0]
rx_bar_dec_func_num[2:0]
Hard IP for PCI Express, Avalon-ST Interface
Test
RX Port
tx_st_data[63:0], [127:0]
tx_st_sop
tx_st_eop
tx_st_ready
tx_st_valid
tx_st_empty[1:0]
tx_st_err
tx_cred_datafccp[11:0]
tx_cred_datafcnp[11:0]
tx_cred_datafcp[11:0]
tx_cred_fchipons[5:0]
tx_cred_fcinfinite[5:0]
tx_cred_hdrfccp[7:0]
tx_cred_hdrfcnp[7:0]
tx_cred_hdrfcp[7:0]
ko_cpl_spc_header[7:0]
ko_cpl_spc_data[11:0]
Clocks
Reset
Power
Managementt
TX Port
Transaction Layer
Configuration
ECC Error
Completion
Interface
LMI
txdata0[7:0]
txdatak0
txdetectrx0
txelecidle0
txcompl0
rxpolarity0
powerdown0[1:0]
tx_deemph
rxdata0[7:0]
rxdatak0
rxvalid0
phystatus0
eidleinferset0[[2:0]
rxelecidle0
rxstatus0[2:0]
sim_ltssmstate[4:0]
sim_pipe_rate[1:0]
sim_pipe_pclk_in
txmargin0[2:0]
txswing0
8-bit
PIPE
test_in[31:0]
simu_mode_pipe
lane_act[3:0]
testin_zero
tl_cfg_add[6:0]
tl_cfg_ctl[31:0]
tl_cfg_ctl_wr
tl_cfg_sts[122:0]
tl_cfg_sts_wr
tl_hpg_ctrler[4:0]
lmi_dout[31:0]
lmi_rden
lmi_wren
lmi_ack
lmi_addr[14:0]
lmi_din[31:0]
reconfig_fromxcvr[(70-1):0]
reconfig_toxcvr[(46-1):0]
Transceiver
Reconfiguration
for internal PHY
x number of lanes
tx_out0
rx_in0
Serial IF to PIPE
Avalon-ST
Avalon-ST
Component
Specific
Component
Specific
TX
Credit
derr_cor_ext_rcv0
derr_rpl
derr_cor_ext_rpl0
Interrupts
(Root Port)
int_status[3:0]
aer_msi_num[4:0]
pex_msi_num[4:0]
serr_out
cpl_err[6:0]
cpl_pending
cpl_err_func[2:0]
Interrupt
(Endpoint)
app_msi_req
app_msi_ack
app_msi_tc[2:0]
app_msi_num[4:0]
app_msi_func[2:0]
app_int_sts_vec[7:0]
pme_to_cr
pme_to_sr
pm_event
pm_event_func[2:0]
pm_data[9:0]
pm_auxpwr
refclk
pld_clk
coreclkout
npor
reset_status
pin_perstn
sedes_pll_locked
pld_core_ready
pld_clk_inuse
dlup
dlup_exit
ev128ns
ev1us
hotrst_exit
l2_exit
current_speed[1:0]
ltssm[4:0]
Lock Status
PIPE
Interface
for Simulation
and Hardware
Debug Using
dl_ltssm[4:0]
in SignalTap
Hard IP
Reconfiguration
(Optional)
hip_reconfig_clk
hip_reconfig_rst_n
hip_reconfig_address[9:0]
hip_reconfig_read
hip_reconfig_readdata[15:0]
hip_reconfig_write
hip_reconfig_writedata[15:0]
hip_reconfig_byte_en[1:0]
ser_shift_load
interface_sel
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134